assignmentverilog multiple non blocking assignments to same variableShare on FacebookShare on Twitter261